Abstract-We present an integrated wideband directional coupler for millimeter-wave applications implemented in lowcost silicon technologies. It is constructed using broad-side coupled coplanar waveguides (CPW), taking advantage of available multiple metal layers in silicon technologies. A prototype coupler was designed and fabricated using a commercial 0.18,um digital CMOS technology with low-resistivity epi substrate. It achieves a 10-40 GHz frequency range (3-dB bandwidth) with 7 dB to 10 dB coupling and more than 10 dB directivity. Measurement results match well with electromagnetic simulation.
I. INTRODUCTION
There have been strong interests in using silicon technologies for integrated circuits at millimeter-wave frequencies [1] [2][3] [4] . A major reason is the low cost associated silicon technologies. More compelling is silicon's capability of integrating RF/microwave, analog, and digital circuits on a single chip, i.e., system-on-a-chip. It has become more feasible as recent progress in silicon technologies has pushed the cut-off frequency (fT) of NMOS transistors to over 150 GHz at 90 nm technology node and beyond 200GHz at 65 nm [5] . However, wide adoption of silicon technologies at frequencies beyond 10 GHz has been largely hindered by the lossy substrate, which results in large parasitic capacitance and high loss in onchip passive devices. This is particularly problematic in digital CMOS technologies, in which a low-resistivity substrate (-10 mQ cm) with a thin epitaxial layer is usually used to avoid latch-up and improve yield. Using bulk silicon substrate (-10 Q cm) alleviates the problem and is widely used for RF applications under 10 GHz. Further increasing the substrate resistivity poses problems in wafer yield and wafer cost. On the other hand, the progress in silicon technologies leads to increasing number of interconnect metal layers, and thicker top metals. This has opened up opportunities to reduce the loss in on-chip passive devices through innovative electromagnetic design.
Furthermore [6] . However, branch-line couplers and hybrids usually consume large chip area [7] . Therefore, coupled-line couplers are more suitable for MMIC implementations because of their smaller footprint.
The requirements for the transmission lines in a directional coupler are low loss and convenience to achieve different impedance levels. Microstrip lines and coplanar waveguides (CPWs) can both be implemented in silicon technologies. For microstrip lines, the signal line is usually built on the top metal layer, while the ground plane uses metal layers close to substrate. The achievable impedance level is usually low because of the small distance to the ground plane, and the minimum width limit for the signal line. the signal and ground lines on the top metal layer, which usually is the thickest. The electromagnetic field is also moved further away from the lossy substrate. The impedance level of a CPW can be changed by adjusting the spacing between signal line and ground line. In addition, multiple metal layers can be stacked for the ground line to further reduce loss. Because of these reasons, coplanar waveguides are usually preferred for millimeter-wave circuits on silicon [1] [8] .
There are two major configurations for CPW directional couplers: edge-coupled [9] , and broadside-coupled [10] , as in Fig. 1 . In silicon technologies, it is tempting to use the edge-coupled configuration since all transmission lines can then be constructed using the top metal layer, which is usually much thicker than lower metals. On the other hand, the gap between the two transmission lines in the edgecoupled configuration is limited by the design rule, which is significantly larger (-5 -10p,m) for the thicker top metal layer. Hence, an interdigitated structure is usually needed in order to achieve enough coupling, which increases the chip area. In the broadside-coupled configuration, the gap between different metal layers is quite small (-1-2pm) while the metal traces can be quite wide, which make strong coupling much easier to achieved. In addition, edge crowding effect increases the loss in the transmission lines, and largely offsets the benefits of using thicker metal for all transmission lines line. Thirdly, it is difficult for edge-coupled configuration to satisfy the metal density requirements mandated by chemical mechanical polishing (CMP) processes commonly used in silicon technologies because within the are of coupled transmission lines, only one metal layer is placed. Instead, broadside-coupled configuration can have stacked multiple metal layers which is easier to satisfy the metal density requirements. Therefore, broadside-coupled configuration is well suited for strong coupling in silicon technologies. In this paper, we present our work on a wideband broadside-coupled directional coupler using multiple interconnect metal layers in silicon technologies.
III. DESIGN
The cross section of the coupler is shown in Fig. 2 -a, which shows the structure of the multi-layer CPW. Two signal lines are built on M6 and M4. In order to have a strong coupling, the M4 line is placed right under the M6 line in a symmetric fashion. To achieve other coupling coefficients, asymmetric structure can also be used. The design target for the coupling coefficient is 6 dB, which implies the odd mode impedance is 28 Ohms and the even mode impedance is 87 Ohms, given 50 Ohms system impedance. Coupled multi-layer CPW lines with different configurations are simulated in 3D EM simulator HFSS, which can account for the effect of metal layer thickness. The design parameters for the coupling coefficient and impedance levels are the width of upper signal line, the width of lower signal line and the spacing between signal line and ground, since the distance between two signal lines are fixed. The dimensions to achieve desired impedance levels are also shown in Fig. 2 directional coupler is designed to be 934 pm for a center frequency of 30 GHz. Because of the strong coupling between two signal lines, it is expected that this directional coupler would have a very wide bandwidth. The top view of the whole directional coupler is shown in Fig. 2-b . From EM simulations, it is found that extra modes might be excited. Four modes which can be excited from the port, are shown in Fig. 3 . The corresponding phase factors are shown in Fig. 4 . From this phase factor plot, we can see that the first three modes are propagating and the fourth one is an evanescent mode. The first mode is the desired propagating mode for such a transmission line structure. The second mode is the coupled slot-line mode, which might occur in any CPW lines at the presence of any discontinuity . To suppress this coupled slot-line mode, under-pathes are connected between two ground lines to force them equal potential. The third one is a parasitic mode caused by the low resistivity silicon substrate. In order to suppress such a mode, many substrate contacts are added between ground lines and substrate to keep them equal potential. Two feed lines on M6 and M4 are also designed with the coupler with 50 Ohms impedance.
IV. MEASUREMENT RESULTS
The prototype coupler was fabricated in National Semiconductor's 0.18,um standard digital CMOS technology with low-resistance epi substrate. The chip photo is shown in Fig. 5 . The chip size is 1.4mm by 0.58mm. On the same die, two transmission lines with the same dimensions as feed lines which have 50 Ohms impedance are also fabricated for~n~o The measured and simulated s-parameters of the prototype coupler are both shown in Fig. 7 and Fig. 8 for both magnitude and phase response. The coupling coefficient is about 7 dB at 30 GHz, and it is flat within 20 GHz to 35 GHz. The -3 dB bandwidth can cover 10 GHz to 40 GHz. The return loss is lower than -15 dB upto about 32 GHz and stays below -11 dB up to 40 GHz. The isolation (S41) is more than -20 dB to 30GHz and more than -16dB to 40GHz. The phase response is quite linear, and the phase difference between through port (S21) and coupled port (S31) is quite close to 90 degrees within the whole bandwidth. As in Fig. 9 , the directivity is 24 dB at 10 GHz, and is more than 13 dB up to 30GHz. Until 40GHz, the directivity can still be more than 10 dB. The testing is performed up to 40 GHz; but as seen in Fig. 7. -a, the bandwidth is expected to extend beyond 40 GHz.
V. CONCLUSION We have designed and fabricated a wideband broad-side coupled CPW directional coupler using a commercial 0.18p,m digital CMOS technology with low-resistivity epi substrate. The measurement results show 7 dB to 10 dB coupling and more than 10 dB directivity within 10-40 GHz. There are several ways to further improve the design. For example, the layout of broadside coupler can be meandered or spiraled to reduce the size [11] . To achieve larger directivity, shunt capacitors which are available in digital CMOS technology can be used to compensate phase velocity difference between even and odd modes. We can also customize the relative lateral position of two signal lines in an asymmetric configuration [12] to have different coupling coefficients. The proposed directional coupler can have a variety of applications in millimeter-wave integrated circuits for wireless communications, high-speed instrumentation, and radar systems. 
